


# FX304 C-Net Audio Processor

Publication D/304/5 December 1991  
Provisional Issue

## Features/Applications

- Full Duplex Audio Processing
- Designed to meet Net-C Cellular Specification
- On-Chip Audio Bandpass Filters (300-3000Hz)
- Fixed Frequency Inversion
- Clear/Invert Facility
- Output Enable/Disable
- High Baseband and Carrier Rejection
- Independent I/P Gain Adjustment
- On-Chip Clock Oscillator Circuits
- Crystal Oscillator Stability
- Single 5V CMOS Process
- Surface Mount and DIL Package Styles



# FX304

## Brief Description

The FX304 is a duplex filter array and frequency inversion scrambler compatible with the Net-C specification. The two channels, C1 and C2 are identical and independent, each consisting of:

1. A 10th order 3.1kHz input lowpass filter in the 'Invert' path.
2. A balanced modulator providing fixed frequency inversion (3.3kHz) and having high baseband and carrier rejection.
3. A 14th order channel output bandpass filter (300Hz to 3kHz).
4. Input Op-Amps in both 'Clear' and 'Invert' paths allowing external components to set input gains, and pre-emphasis or de-emphasis in the 'Clear' path.

5. Clear/Invert switching causing automatic chngover of signal routes and input circuitry.
6. A buffered low noise output with switching clock filter.
7. An output enable switching facility.

Both filter sets meet the Net-C specification and use switched capacitor technology. The common carrier frequency and filter switching clock are generated on-chip using an external 4.433619MHz Xtal or clock input.

The FX304 is a low-power, single 5V CMOS device and is available in 24-pin DIL and 24-pin plastic SMD packages.

## Pin Number

## Functions

DIL FX304J	Quad Plastic FX304LG	PLCC FX304LS
1	1	1
2	2	2
3	3	3
4	4	4
5	5	5
6	6	6
7	7	7
8	8	8
9	9	9
10	10	10
11	11	11
12	12	12
13	13	13
14	14	14
15	15	15
16	16	16
17	17	17
18	18	18
19	19	19
20	20	20
21	21	21
22	22	22
23	23	23
24	24	24

**Xtal/Clock:** 4.433619MHz Xtal or externally derived clock is injected at this pin. See Fig. 2.

**Xtal:** Output of clock oscillator inverter.

**C1 Clear/Invert:** Controls the operation of channel 1 modulation. See Table 1. Internal 1MΩ pull-up.

**C1 Filter Output:** The output of the channel 1 input filter. It is to be coupled to "C1 balanced modulator input" via a 1.0μF capacitor (C<sub>15</sub>). See Fig. 2.

**C1 Balanced Modulator Input:** The input to channel 1 balanced modulator. Internally biased at V<sub>DD</sub>/2, it is to be coupled to "C1 Filter Output" via a 1.0μF capacitor (C<sub>15</sub>). See Fig. 2.

**C1 Amp Output:** Channel 1 amplifier, with external components (see Fig. 2) can be used to provide pre-emphasis, de-emphasis and/or gain in the 'Clear' path.

**C1 Clear Input:** The negative input of channel 1 amplifier for use in the 'Clear' path. Recommended external components shown in Fig. 2.

**C1 Output Enable:** Controls the status of channel 1 output. See Table 1. Internal 1MΩ pull-up.

**C1 Output:** The analogue output of channel 1, internally biased at V<sub>DD</sub>/2. Output state is dependent on channel 1 "Clear/Invert" and "Output Enable" pins. See Table 1.

Table 1  
Output Control

Channel 1/2		
Clear/Invert	Output Enable	Output
1	1	Clear
0	1	Frequency Inverted
X	0	V <sub>DD</sub> /2

**C1 Gain Amp Output:** The output pin of Channel 1 gain adjusting op-amp, see Fig. 2 for gain setting components.

**C1 Scramble Input:** The analogue signal input to channel 1 in the 'Invert' mode. This input is to a gain adjusting op-amp whose gain is set by external components. See Fig. 2.

**V<sub>SS</sub>:** Negative Supply (GND).

**Bias:** The analogue bias line at V<sub>DD</sub>/2. It should be decoupled to V<sub>SS</sub> via a 1.0μF or greater capacitor. See Fig. 2.

**C2 Scramble Input:** The analogue signal input to channel 2 in the 'Invert' mode. This input is to a gain adjusting op-amp whose gain is set by external components. See Fig. 2.

**C2 Gain Amp Output:** The output pin of Channel 2 gain adjusting op-amp, see Fig. 2 for gain setting components.

**C2 Output:** The analogue output of channel 2, internally biased at V<sub>DD</sub>/2. Output state is dependent on channel 2 "Clear/Invert" and "Output Enable" pins. See Table 1.

**C2 Output Enable:** Controls the status of channel 2 output. See Table 1. Internal 1MΩ pull-up.

**C2 Clear Input:** The negative input of channel 2 amplifier for use in the 'Clear' path. Recommended external components shown in Fig. 2.

**C2 Amp Output:** Channel 2 amplifier with external components (see Fig. 2) can be used to provide pre-emphasis, de-emphasis and/or gain in the 'Clear' path.


**C2 Balanced Modulator Input:** The input to channel 2 balanced modulator. Internally biased at V<sub>DD</sub>/2, it is to be coupled to 'C2 Filter Output' via 1.0μF capacitor (C<sub>12</sub>). See Fig. 2.

**C2 Filter Output:** The output of the channel 2 input filter. It should be coupled to "C2 Balanced Modulator Input" via a 1.0μF capacitor (C<sub>12</sub>). See Fig. 2.

**C2 Clear/Invert:** Controls the operation of channel 2 modulation. See Table 1. Internal 1MΩ pull-up.

**No Connection.**

**V<sub>DD</sub>:** A positive 5V supply.



Component References		
Component	Unit Value	Note
R <sub>1</sub>	100k	3
R <sub>2</sub>	100k	3
R <sub>3</sub>	200k	2
R <sub>4</sub>	75k	2
R <sub>5</sub>	1M	1
R <sub>6</sub>	240k	2
R <sub>7</sub>	330k	2
R <sub>8</sub>	100k	3

Component References		
Component	Unit Value	Note
R <sub>9</sub>	100k	3
C <sub>1</sub>	0.1μ	3
C <sub>2</sub>	120p	3
C <sub>3</sub>	1n	2
C <sub>4</sub>	120p	2
C <sub>5</sub>	0.1μ	2
C <sub>6</sub>	33p	1
C <sub>7</sub>	47p	1

Component References		
Component	Unit Value	Note
C <sub>8</sub>	2.2n	
C <sub>9</sub>	1n	2
C <sub>10</sub>	120p	3
C <sub>11</sub>	0.1μ	
C <sub>12</sub>	1.0μ	
C <sub>13</sub>	1.0μ	
C <sub>14</sub>	0.47μ	
C <sub>15</sub>	1.0μ	
X <sub>1</sub>	4.433619MHz	

**Tolerance**  
 Resistors ±10%  
 Capacitors ±20%

- Notes:**
- Xtal circuitry shown is in accordance with CML Application Note D/XT/11 April '86.
  - 'Clear' channel inputs are shown with Ch1 (pre-emphasis) and Ch2 (de-emphasis) components. See figures 4 and 5.
  - Gain setting components for the 'scrambled paths' are shown for a gain of 0dB. See figure 6.

Fig. 2 External Component Connections




Fig. 3 Simplified Signal Paths

# Specification

## Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

Supply voltage		-0.3V to 7.0V
Input voltage at any pin (ref $V_{SS} = 0V$ )		-0.3V to ( $V_{DD} + 0.3V$ )
Output sink/source current (supply pins)		$\pm 30mA$
	(other pins)	$\pm 20mA$
Total device dissipation @ 25°C		800mW Max.
Derating		10mW/°C
Operating temperature range:	<b>FX304J</b>	-30°C to +85°C (Ceramic)
	<b>FX304LG/LS</b>	-30°C to +70°C (Plastic)
Storage temperature range:	<b>FX304J</b>	-55°C to +125°C (Ceramic)
	<b>FX304LG/LS</b>	-40°C to +85°C (Plastic)

## Operating Limits

All characteristics measured using the following parameters unless otherwise specified:

$V_{DD} = 5V$ ,  $T_{amb} = 25°C$ ,  $\phi = 4.433619MHz$ , Audio Level Ref: 0dB = 775mVrms @ 1kHz.

Characteristics	See Note	Min.	Typ.	Max.	Unit
<b>Static Values</b>					
Supply Voltage	1	4.5	5.0	5.5	V
Supply Current		—	7.0	—	mA
Input Impedance (Digital)		100	—	—	k $\Omega$
Input Impedance (Amplifiers)		1.0	10	—	M $\Omega$
Input Impedance (Bal Mod)		—	20	—	k $\Omega$
Output Impedance (L P Filters)		—	2.0	—	k $\Omega$
Output Impedance (C1, C2)		—	150	800	$\Omega$
Output Impedance (C1, C2 Amps)		—	10	—	k $\Omega$
Inputs Logic '1'		3.5	—	—	V
Inputs Logic '0'		—	—	1.5	V
<b>Dynamic Values:</b>					
	1				
Analogue Signal Input Levels		-30	—	+6	dB
Analogue Signal Output Levels		-30	—	+6	dB
Unwanted Modulation Products	2 & 3	—	—	-40	dB
Carrier Breakthrough	2 & 3	—	-55	—	dB
Baseband Breakthrough	2 & 3	—	—	-40	dB
Carrier Frequency		—	3299	—	Hz
Analogue Output Noise	4	—	-50	—	dB
<b>Filters:</b>					
<b>Input Low Pass Filter</b>					
Cut-off Frequency (-3dB)		—	3100	—	Hz
Passband Ripple (300Hz-3kHz)		—	1.0	—	dB
Attenuation at 3.3kHz		—	30	—	dB
Attenuation at 3.6kHz		—	50	—	dB
Passband Gain		—	0.5	—	dB
<b>Output Band Pass Filter</b>					
	5				
Passband Frequencies		300	—	3000	Hz
Passband Ripple		—	1.0	—	dB
Low Freq. Roll-off <200Hz		12	—	—	dB/oct
High Freq. Roll-off >3.4kHz		24	—	—	dB/oct
Passband Gain		3	4	5	dB
<b>Overall Modulated or De-Modulated Channel Response</b>					
Passband Frequencies		300	—	3000	Hz
Passband Ripple		-3	—	+1	dB
Low Freq. Roll-off <250Hz		18	—	—	dB/oct
High Freq. Roll-off >3.4kHz		18	—	—	dB/oct
Passband Gain	5	—	2	—	dB
Distortion	2	—	2.0	—	%

- Notes:**
1. Dynamic Characteristics specified at 5V  $V_{DD}$ .
  2. Measured with Input Level -3dB.
  3. Single Modulated Channel.
  4. Short circuit input, any analogue output, in 30kHz bandwidth.
  5. 0p Amp gain 0dB.




Fig. 4 Typical Audio Frequency Response of Transmit Path in 'Clear'




Fig. 5 Typical Audio Frequency Response of Receive Path in 'Clear'

### Clear and Scramble Passbands

Gain levels on these diagrams are with respect to an audio input level of 549mVrms.

Figure 4 shows the FX304 'Clear' path response compared with the Net-C specification, using Pre-emphasis components at the input with a time constant of 200  $\mu$ s. See figure 2.

Figure 5 shows the FX304 'Clear' path response compared with the Net-C specification, using De-emphasis components at the input with a time constant of 200  $\mu$ s. See figure 2.

Figure 6 shows the FX304 overall response of a scrambled or de-scrambled channel compared with the Net-C specification.

An attenuation of approximately 4dB from the balanced modulator and a gain of 4dB from the output bandpass filter result in 0dB Passband Gain in the 'Scramble' path.

In the 'Clear' path the 4dB gain of the output bandpass filter must be considered and compensated for by the input components (as in figure 2) for an overall Passband Gain of 0dB.





Fig. 6 Typical Audio Frequency Response of a Single Scrambled or De-Scrambled Channel

## Package Outlines

The FX 304J, the cerdip package, is illustrated in figure 7. The 'LG' version is shown in figure 8 and the 'LS' version in figure 9.

To allow complete identification the FX304LG and LS packages have an indent spot adjacent to pin 1 and a chamfered corner between pins 3 and 4. Pins number anti-clockwise when viewed from the top (indent side).

Fig. 7 FX304J Cerdip DIL Package



## Handling Precautions

The FX304J/LG/LS is a CMOS LSI circuit which includes input protection. However precautions should be taken to prevent static discharges which may cause damage.

Fig. 8 FX304LG Package





Fig. 9 FX304LS Package



## Ordering Information

- FX304J 24-pin cerdip DIL.  
 FX304LG 24-pin quad plastic encapsulated, bent and cropped.  
 FX304LS 24-lead plastic leaded chip carrier.